Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - ddr verilog

Search list

[Other resource] very-good-ok-ref-ddr-sdram-verilog

Description: Sdr SDRAM控制器参考设计,很好的-Sdr SDRAM controller reference design, very good
Platform: | Size: 895594 | Author: 姚明 | Hits:

[Other resource] ddr_ctrl

Description: verilog hdl coding DDR sdram control for fpga
Platform: | Size: 27946 | Author: 王郁 | Hits:

[Other resource] DDR_SDRAM_controller_verilog

Description: DDR SRAM控制器的verilog完整设计文档（包含有完整的verilog源代码），
Platform: | Size: 475900 | Author: lipengfei | Hits:

[Other resource] DDR_SDRAM_verilog

Description: DDR（双速率）SDRAM控制器参考设计verilog代码，可以直接用的，很好的
Platform: | Size: 752460 | Author: 宋珂 | Hits:

[VHDL-FPGA-Verilog] sdram

Description: sdram控制器 这里考虑将SDRAM控制器结合目前项目开展来做相应的模块，而不做SDRAM通用控制器，这样也是考虑了FPGA的器件资源而采取的措施。同时编写的逻辑简单，没有多余的逻辑资源有利于提高控制器的速度，满足最后的设计要求。-SDRAM controller here consider SDRAM controller current projects do the corresponding module, but not so common SDRAM controller, as well as consider the FPGA device resources and the measures taken. While the preparation of simple logic, the logic is no spare resources to improve the speed controller to meet the final design requirements.
Platform: | Size: 3072 | Author: 林博 | Hits:

[VHDL-FPGA-Verilog] cntl_ddr3(xilinx)

Description: xilinx ddr3最新VHDL代码,通过调试-xilinx ddr3 latest VHDL code through debugging
Platform: | Size: 101376 | Author: zhang chi | Hits:

[VHDL-FPGA-Verilog] zbt_rd_vhdl_str_v1.0.0

Description: ddr2 controller功能控制,里面有四个模块-ddr2 controller functions to control, which has four modules
Platform: | Size: 1688576 | Author: li ji wei | Hits:

[SCM] upload_code

Description: 每个代码见压缩包内文件名，分别为使用单片机控制AD9627的代码，已在硬件电路实现；基于FPGA的DDR SDRAM控制源代码，将文件夹内文件加入同一工程即可；以及三份FPGA内部学习资料。 C代码开发环境为KeilC，verilog代码开发环境为Quartus。 -See each code within the compressed package file name, respectively, for the use of the AD9627 single-chip control of code, has been in the hardware circuit FPGA-based DDR SDRAM control source code, will be adding a document folder to the same project and three FPGA internal learning materials. C code development environment for KeilC, verilog code development environment for the Quartus.
Platform: | Size: 1746944 | Author: 姜琰俊 | Hits:

[VHDL-FPGA-Verilog] xapp860

Description: 16通道DDR的LVDS接口（VHDL,Verilog and doc）-16-Channel, DDR LVDS Interface with Real-Time Window Monitoring
Platform: | Size: 650240 | Author: wicky | Hits:

[VHDL-FPGA-Verilog] DDR_FLASH_VHDL_Verilog

Description: FPGA DDR 外部RAM 读写的verilog代码，以及FLASH的vhdl代码-DDR SRAM READ AND WRITE VERILOG CODE ,FLASH VHDL CODE ,FPGA
Platform: | Size: 17408 | Author: rickdecent | Hits:

[VHDL-FPGA-Verilog] DDR-SRAM

Description: 自己汇总的一些Verilog HDL语言编写的，关于DDR_SDRAM的程序-Verilog HDL DDR_SDRAM
Platform: | Size: 19456 | Author: duwenjian | Hits:

[Windows Develop] DDR-SDRAM

Description: ddr sdram 控制器的源代码，内有vhdl和verilog。-DDR SDRAM controller
Platform: | Size: 903168 | Author: 何海山 | Hits:

[VHDL-FPGA-Verilog] ddr-sdram

Description: It is complete document for DDR SD RAM program in verilog hdl
Platform: | Size: 897024 | Author: srikanth | Hits:

[VHDL-FPGA-Verilog] DDR-SDRAM-controller-verilog-code

Description: DDR SDRAM控制器verilog代码及中文说明文档-DDR SDRAM controller verilog code and documentation
Platform: | Size: 488448 | Author: 一样 | Hits:

[VHDL-FPGA-Verilog] ddr3_top

Description: xilinx DDR verilog 控制器-DDR verilog controller FOR XILINX
Platform: | Size: 451584 | Author: 陈少杰 | Hits:

[VHDL-FPGA-Verilog] verilog-ddr-sdram

Description: 用verilog实现的ddr sdram控制器-ddr sdram by verilog hdl
Platform: | Size: 752640 | Author: 黄志沛 | Hits:

[assembly language] DDR-SDRAMverilog

Description: DDRSDRAM Verilog以及中文解释-DDRSDRAM Verilog
Platform: | Size: 481280 | Author: 丁昊天 | Hits:

[VHDL-FPGA-Verilog] DDR-SDRAM-Controller

Description: DDR SDRAM控制器verilog代码及中文说明文档-DDR SDRAM Controller Using Virtex-5 FPGA Devices
Platform: | Size: 262144 | Author: 马龙 | Hits:

[Embeded-SCM Develop] DDR_MO

Description: 使用verilog语言实现简单的DDR SDRAM控制器(Using Verilog language to achieve a simple DDR SDRAM controller)
Platform: | Size: 1101824 | Author: 搬砖123 | Hits:

[VHDL-FPGA-Verilog] PS2

Description: Nexys 4 DDR上的鼠标接受测试程序(The mouse acceptance test program on Nexys 4 DDR)
Platform: | Size: 5120 | Author: cocoon | Hits:
« 1 2 34 »

CodeBus www.codebus.net